| 1 |
A self-biased transconductor with widely input linear range for Gm-C filters
|
INTERNATIONAL JOURNAL OF ELECTRONICS
|
| 2 |
Design of a 10-Bit High Performance Current-Steering DAC with a Novel Nested Decoder Based on Domino Logic
|
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS
|
| 3 |
An 8-Bit Unified Segmented Current-Steering Digital-to-Analog Converter
|
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING
|
| 4 |
A charge sharing–based switching scheme for SAR ADCs
|
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
|
| 5 |
An energy-efficient DAC switching algorithm based on charge recycling method for SAR ADCs
|
MICROELECTRONICS JOURNAL
|
| 6 |
Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion
|
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
|
| 7 |
A Class-AB Bulk-Driven Amplifier with Enhanced Transconductance Using Quasi-Floating Gate Method
|
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS
|
| 8 |
Design and Analysis of an Ultra-Low-Power Second-Order Asynchronous Delta–Sigma Modulator
|
CIRCUITS SYSTEMS AND SIGNAL PROCESSING
|
| 9 |
A super class-AB adaptive biasing amplifier in 65-nm CMOS technology
|
INTERNATIONAL JOURNAL OF ELECTRONICS
|
| 10 |
An efficient approach to enhance bulk-driven amplifiers
|
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
|
| 11 |
A 63-dB gain OTA operating in subthreshold with 20-nW power consumption
|
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
|
| 12 |
Multi-Path Class AB Operational Amplifier with High Performance for SC Circuits
|
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS
|
| 13 |
Slew rate boosting technique for an upgraded transconductance amplifier
|
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
|
| 14 |
A 0.6-V, 0.4-µW bulk-driven operational amplifier with rail-to-rail input/output swing
|
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
|
| 15 |
Systematic design of analog integrated circuits using ant colony algorithm based on noise optimization
|
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
|
| 16 |
Improving power efficiency of a two-stage operational amplifier for biomedical applications
|
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
|
| 17 |
Design and analysis of folded cascode OTAs using Gm/Id methodology based on flicker noise reduction
|
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
|
| 18 |
High Gain and High CMRR Two-Stage Folded Cascode OTA with Nested Miller Compensation
|
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS
|
| 19 |
Enhancing transconductance of ultra‐low‐power two‐stage folded cascode OTA
|
ELECTRONICS LETTERS
|